PATENT ABSTRACTS OF JAPAN

(11) Publication number:

11-251222

(43) Date of publication of application: 17.09.1999

(51)Int.CI.

H01L 21/027 B05D 3/00 G03F 7/16 H01L 21/66

(21)Application number: 10-050257

(71)Applicant: MIYAGI OKI DENKI KK

OKI ELECTRIC IND CO LTD

(22)Date of filing:

03.03.1998

(72)Inventor: SATAKE SHUNJI


SHINO TOKIO

(54) METHOD FOR COATING RESIST

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a method for coating a resist wherein evenness in resist pattern dimension in a wafer surface or wafers, etc., is enhanced.

SOLUTION: An initial set value tref for a film thickness of an interlayer insulating film as a base material is brought into an electronic control device 30 through a data input device 35, then a film thickness t of an actual interlayer insulating film is measured by a film-thickness gauge 10, which is taken into the electronic control device 30. Then, a deviation Δt ($\Delta t = tref - 1$) of the film thickness of the actual interlayer insulating film 3 from the initial set value tref of the film thickness t of the actual interlayer insulating film 3 is obtained with the electronic control device 30. Then, based on the deviation Δt , a shift amount R Δt of the resist film thickness of compensating phase shift of exposure reflected light is obtained, and the shift amount R∆t of the resist film thickness for compensation is added to the initial set value tref of film thickness of the interlayer insulating film 3, for obtaining a film thickness RT of the resist film. Then, a command (for example, spinner's rotation frequency) is issued to a resist coating device 20 for coating a resist for optimum resist film thickness RT.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

EST AVAILABLE COPY

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated. 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] (a) The resist method of application characterized by applying resist thickness to which the amount of thickness fluctuation of the interlayer insulation film of a semiconductor device is computed before resist spreading, and the amount of resist pattern dimension fluctuation becomes the smallest to the amount of resist thickness fluctuation based on the amount of thickness fluctuation of (b) this interlayer insulation film.

[Claim 2] (a) When the thickness measurement of the interlayer insulation film of a semiconductor device has a difficult substrate before resist spreading, by measuring the reflection factor on a semiconductor device Compute the amount of thickness fluctuation of said interlayer insulation film, and it is based on the thickness on the dummy pattern used as (b) criteria. The resist method of application characterized by applying resist thickness to which it asks for the change in the amount of thickness fluctuation of said interlayer insulation film, and the amount of resist pattern dimension fluctuation becomes the smallest to the amount of resist thickness fluctuation.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.
3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the resist method of application in a phot lithography processes (following, HOTORISO) in manufacture of a semiconductor device.

[Description of the Prior Art] Drawing 8 is drawing showing the relation between resist thickness and a resist pattern dimension. A resist pattern dimension changes with the multiplex cross protection of the incident light at the time of an exposure process, and the reflected light from a substrate with a fixed period to resist thickness so that clearly from this drawing. That is, a period changes with wavelength of an aligner, and the amplitude becomes large, so that the reflection factor from a substrate is high.

[0003] Also when resist thickness is conventionally changed at the time of semiconductor device development, each process of semiconductor device manufacture estimates beforehand the resist thickness of the A or the B point used as the pole of the period shown in drawing 8, and resist thickness is set up so that the amount of fluctuation of a resist pattern dimension may become small. As for the setup resist thickness, managing indirectly is common by measuring periodically the resist thickness applied on the semi-conductor substrate [flat / for the thickness measurement of resist] (following wafer).

[0004]

[Problem(s) to be Solved by the Invention] However, by the above-mentioned conventional approach, various level difference structures exist by the pile of wiring and an interlayer insulation film on a semi-conductor substrate. Here, as for a wiring process, the high film of permeability is used in many cases, as for the high reflective film and an interlayer insulation film. Drawing 9 is the sectional view of the semiconductor device which has a level difference, and, for 50, as for the high reflective film and 52, a semi-conductor substrate and 51 are [an interlayer insulation film and 53] resist film.

[0005] As shown in this drawing, the part of a, i.e., a substrate, forms a resist in the part with which the high reflective film 51 and an interlayer insulation film 52 lapped. Then, since the reflection factor in the front face of the interlayer insulation film 52 of exposure light is small, exposure light carries out multiplex interference within the bipolar membrane of the resist film 53 and an interlayer insulation film 52 (the reflected light on the front face of an interlayer insulation film can be disregarded). Moreover, when the thickness of an interlayer insulation film 52 is changed, the phase of the light in the interlayer insulation

film at the time of exposure shifts. [0006] Drawing 10 is drawing showing the shift condition of the phase of the light in the interlayer insulation film at the time of exposure, when the thickness of the interlayer insulation film as a substrate is changed, and drawing in which drawing 10 (a) shows the phase of the light in the interlayer insulation film at the time of ideal exposure, and drawing 10 (b) are drawings showing the shift condition of the phase of the light in the interlayer insulation film at the time of the exposure at the time of changing the thickness of an interlayer insulation film. As shown in these drawings, the phase of the light in the bipolar membrane of the resist film and an interlayer insulation film shifts, and the resist thickness of the pole A shown by drawing 8 and Pole B moves. In addition, in drawing 8, an axis of abscissa shows resist thickness and the axis of ordinate shows the resist pattern dimension.

[0007] Drawing 11 is drawing showing an example when the wave-like phase of the exposure light by the thickness of the interlayer insulation film as a substrate shifts. As shown in this drawing, when having set it

as Pole A and resist thickness does deltaR fluctuation of, a resist pattern dimension is deltaw1. It will change. However, when [with the same resist thickness] a phase shifts, and deltaR fluctuation of is done, a resist pattern dimension is deltaw2. It changes.

[0008] Here, it is deltaw1<deltaw2. Becoming is clear. As a result, even when fluctuation of resist thickness is small, deltaw to deltaR becomes large and the homogeneity of the resist pattern dimension of a between [the inside of a wafer side and a wafer] etc. will deteriorate. This invention removes the above-mentioned trouble and aims at offering the resist method of application which can raise the homogeneity of the resist pattern dimension of a between [the inside of a wafer side, or a wafer] etc.

[Means for Solving the Problem] In order to attain the above-mentioned purpose, in [1] resist method of application, this invention computes the amount of thickness fluctuation of the interlayer insulation film of a semiconductor device before resist spreading, and applies resist thickness to which amount of resist pattern dimension fluctuation deltaw becomes the smallest to the amount Rdeltat of resist thickness fluctuation based on the amount of thickness fluctuation of this interlayer insulation film.

[0010] [2] In the resist method of application, when the thickness measurement of the interlayer insulation film of a semiconductor device has a difficult substrate before resist spreading, by measuring the reflection factor on a semiconductor device Compute the amount of thickness fluctuation of said interlayer insulation film, and it is based on the thickness on the dummy pattern used as criteria. It asks for the change in the amount of thickness fluctuation of said interlayer insulation film, and resist thickness to which amount of resist pattern dimension fluctuation deltaw becomes the smallest to the amount Rdeltat of resist thickness fluctuation is applied.

[0011]

[Embodiment of the Invention] Hereafter, the gestalt of operation of this invention is explained to a detail. The resist spreading structure-of-a-system Fig. and drawing 3 of the sectional view of a semiconductor device for drawing 1 to explain the resist method of application which shows the 1st example of this invention, and drawing 2 are the resist spreading flow chart. Here, the case where a resist pattern is produced is mentioned as an example, and the part of a of drawing 1 explains it.

[0012] For 1, as for the high reflective film and 3, in drawing 1, a semi-conductor substrate and 2 are [an interlayer insulation film and 4] resist film. In drawing 2, 10 is a thickness gage and measures the thickness of the interlayer insulation film 3 as a substrate here. 20 is a resist coater, 30 is an electronic control, and this electronic control 30 is equipped with a central processing unit (CPU) 31, storage 32, the input interface 33, and the output interface 34. Moreover, 35 is a data entry unit 35 and inputs the set point of an interlayer insulation film 3.

[0013] Then, before supplying a wafer to a thickness gage 10 and applying a resist, the thickness t of the interlayer insulation film 3 on a semiconductor device is measured, and it asks for amount of gaps deltat from the thickness t of the early interlayer insulation film 3 which set up resist thickness conditions with an electronic control 30. Here, when a part for the phase of the reflected light to shift by amount of gaps deltat of an interlayer insulation film 3 is made in agreement in shifting resist thickness, a wave-like pole as shown by drawing 8 will be obtained.

[0014] Hereafter, the resist method of application of the 1st example is explained to a detail, referring to drawing 1 R> 1 thru/or drawing 3.

- (1) It is the set point tref in early stages of the thickness of the interlayer insulation film 3 as a substrate first. It incorporates from a data entry unit 35 to an electronic control 30 (step S1).
- (2) Next, by the thickness gage 10, measure the thickness t of the actual interlayer insulation film 3, and incorporate the thickness t to an electronic control 30 (step S2).
- [0015] (3) subsequently, the set point tref in early stages of the thickness t of an interlayer insulation film 3 from it asks for amount of gaps delta[of the thickness of the actual interlayer insulation film 3] t [deltat=tref-t] with an electronic control 30 (step S3).
- [deltat=tref-t] with an electronic control 30 (step S3).

 (4) Next, calculate the shift amount Rdeltat of the resist thickness which should compensate the phase shift of the exposure reflected light based on the above-mentioned amount of gaps deltat (step S4).

 [0016] (5) subsequently, the set point tref in early stages of the thickness of an interlayer insulation film 3

the shift amount Rdeltat of the resist thickness which should be compensated — in addition, it asks for the thickness RT of the resist film (step S5).

(6) Next, take out a command (for example, spinner engine speed) to the resist coater 20, and apply a

resist so that it may become the optimal resist thickness, so that it may become the thickness RT of the resist film (step S6). That is, as shown in drawing 4, a spinner engine speed and resist thickness have a correlation. Then, a spinner rotational frequency is controlled so that the output of an electronic control 30 becomes proper resist thickness.

[0017] In addition, since refractive indexes differ, an interlayer insulation film 3 and the resist film 4 can calculate the shift amount Rdeltat of needed resist thickness by the following formulas.

Rdeltat=(refractive index of refractive-index/resist of interlayer insulation film) xdeltat -- (1)

As an example, the shift amount Rdeltat of the resist thickness which should compensate the phase shift of the exposure reflected light when 300A of BPSG film becomes thin to a target is computed by making the BPSG film and HOTORISO into i line process at the interlayer insulation film 3 of a substrate. Then, if it substitutes for (1) type as the refractive index 1.46 of the BPSG film, the refractive index 1.64 of i line resist, and deltat=300A, it will become 270A of Rdeltat= abbreviation.

[0018] Therefore, the resist thickness RT to which amount of resist pattern dimension fluctuation deltaw becomes the smallest can be obtained to amount of resist thickness fluctuation deltaR by applying 270A of resist thickness thickly. The resist thickness RT obtained here can be applied by adjusting the rotational frequency of the spinner of the resist coater 20, as described above.

[0019] By doing the above activity for every resist spreading process, it always becomes possible for every wafer of the to perform resist spreading by thickness to which amount of resist pattern dimension fluctuation deltaw becomes the smallest to the amount Rdeltat of resist thickness fluctuation (shift amount). According to the 1st example, the amount Rdeltat of thickness fluctuation of an interlayer insulation film (shift amount) is calculated before resist spreading. A shifted part of a phase thus, by adjustment of resist thickness To the amount Rdeltat of resist thickness fluctuation (shift amount) by applying by resist thickness to which amount of resist pattern dimension fluctuation deltaw becomes the smallest always It becomes possible to obtain the resist pattern dimension used as a target, without degrading the homogeneity of the resist pattern dimension within a wafer side, when the thickness of an interlayer insulation film is changed.

[0020] Next, the 2nd example of this invention is explained. The sectional view of a semiconductor device for drawing 5 to explain the resist method of application which shows the 2nd example of this invention, the property Fig. of the thickness of the interlayer insulation film which drawing 6 shows the 2nd example of this invention, and a reflection factor, and drawing 7 are the resist spreading flow chart. In drawing 5, 41 is a semi-conductor substrate, 42 is the high reflective film of a substrate, and it consists of a circuit pattern with a small pitch. 43 is an interlayer insulation film and 44 is the resist film.

[0021] As this example shows to drawing 5, it is difficult for the high reflective film 42 of a substrate to measure correctly the thickness of the interlayer insulation film 43 on the high reflective film 42 in the case of a circuit pattern with a small pitch etc. Therefore, it is the set point tref in early stages of the thickness t of the actual interlayer insulation film 43 by measuring the reflection factor on semiconductor device equipment in the 2nd example instead of measuring the thickness of an interlayer insulation film 43. It asks for amount of gaps deltat of the insulator layer 43 between whorls.

[0022] If the reflection factor of the part of a is measured before resist spreading when forming a resist pattern in the part of a shown in drawing 5, as shown in drawing 6, the thickness t of an interlayer insulation film 43 and the relation of a reflection factor alpha will be changed with a fixed period [when a reflection factor is measured using the same i line (wavelength of 365nm) as exposure light, the period of wavelength becomes about 1250A]. For example, thickness tref of the interlayer insulation film at the time of initialization t1 Suppose that it carried out and the reflection factor in i line did deltaalpha fluctuation of. Amount of fluctuation deltat of the thickness of the interlayer insulation film at this time is t2 of drawing 6. Or t3 It becomes. However, as [this], deltat is t2 and t3. It cannot judge whether it is either. That is, the judgment of the positive/negative of deltat cannot be performed.

[0023] Then, in order to judge the positive/negative of deltat, the positive/negative of deltat is judged by inserting a dummy pattern with the same level difference structure as a semiconductor device on a scribe line, and measuring the thickness of the interlayer insulation film of the dummy pattern used as criteria instead of a shown in drawing 5. A dummy pattern is for measuring the change in the thickness of an interlayer insulation film to initial setting. Therefore, it considers as the pattern in which thickness measurement has the flat surface of the magnitude made easily. That is, when the width of face of a scribe line is taken into consideration, the square whose one side is about 50–80 micrometers is an ideal.

[0024] By asking for the positive/negative of deltat on this dummy pattern, it is t2 of drawing 5 . t3 It can judge which is right correction value, and can ask for exact amount of gaps deltat. For every process, to the amount Rdeltat of resist thickness fluctuation, it becomes possible to apply by resist thickness to which amount of resist pattern dimension fluctuation deltaw becomes the smallest, and homogeneous degradation of a resist pattern dimension can always be reduced by the thing which asked above and for which it shifts and Rdeltat is calculated like the 1st example using amount deltat.

[0025] Hereafter, the resist method of application is explained to a detail, referring to drawing 7.

- (1) The set point tref in early stages of the thickness of the interlayer insulation film as a substrate It incorporates from a data entry unit to an electronic control (step S11).
- (2) Next, ask for fluctuation deltaalpha of a reflection factor (step S12).
- (3) Next, it is based on fluctuation deltaalpha of a reflection factor, and is the thickness t2 of an interlayer insulation film, and t3. It asks (step S13).
- [0026] (4) Next, it is based on the thickness of the dummy pattern used as criteria, and is t2 and t3. It judges any they are and asks for exact amount of gaps deltat (step S14).
- (5) Next, calculate the shift amount Rdeltat of the resist thickness which should compensate the phase shift of the exposure reflected light based on the above-mentioned amount of gaps deltat (step S15).
- (6) next, the set point tref in early stages of the thickness of an interlayer insulation film the shift amount Rdeltat of the resist thickness which should be compensated in addition, it asks for the thickness RT of the resist film (step S16).

[0027] (7) Next, take out a command (for example, spinner engine speed) to a resist coater, and apply a resist so that it may become the optimal resist thickness (step S17). Thus, according to the 2nd example, also in the resist spreading process that thickness measurement has a difficult substrate, it becomes possible by measuring the reflection factor on a semiconductor device and measuring the thickness on a dummy pattern to ask for exact amount of gaps deltat.

[0028] The thing [applying by optimal resist thickness for which it asked and to which it shifts and amount of resist pattern dimension fluctuation deltaw always becomes the smallest to the amount Rdeltat of resist thickness fluctuation based on amount deltat like the 1st example] becomes possible. In addition, this invention is not limited to the above-mentioned example, and based on the meaning of this invention, various deformation is possible for it and it does not eliminate these from the range of this invention. [0029]

[Effect of the Invention] As mentioned above, according to this invention, the following effectiveness can be done so as explained to the detail.

According to invention according to claim 1, the amount of thickness fluctuation of an interlayer insulation film is measured before resist spreading. A shifted part of a phase (1) By adjustment of resist thickness To the amount Rdeltat of resist thickness fluctuation by applying by the **** resist thickness to which amount of resist pattern dimension fluctuation deltaw becomes the smallest always The resist pattern dimension used as a target can be obtained without degrading the homogeneity of the resist pattern dimension within a wafer side, when the thickness of the insulator layer between layers is changed. [0030] (2) Even if it is the case where measurement of the thickness of the interlayer insulation film of a semiconductor device has a difficult substrate before resist spreading according to invention according to claim 2 By measuring the reflection factor on a semiconductor device, compute the amount of thickness fluctuation of said interlayer insulation film, and it is based on the thickness on the dummy pattern used as criteria. It can ask for the change in the amount of thickness fluctuation of said interlayer insulation film, and resist thickness to which amount of resist pattern dimension fluctuation deltaw becomes the smallest can be applied to the amount Rdeltat of resist thickness fluctuation.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the sectional view of the semiconductor device for explaining the resist method of application which shows the 1st example of this invention.

[Drawing 2] It is the resist spreading structure-of-a-system Fig. showing the 1st example of this invention.

[Drawing 3] It is the resist spreading flow chart which shows the 1st example of this invention.

[Drawing 4] It is the property Fig. of the spinner engine speed and resist thickness which show the 1st example of this invention.

[Drawing 5] It is the sectional view of the semiconductor device for explaining the resist method of application which shows the 2nd example of this invention.

[Drawing 6] It is the property Fig. of the thickness of an interlayer insulation film, and a reflection factor showing the 2nd example of this invention.

[Drawing 7] It is the resist spreading flow chart which shows the 2nd example of this invention.

[Drawing 8] It is drawing showing the relation between resist thickness and a resist pattern dimension.

[Drawing 9] It is drawing showing the example of the level difference structure generated on a semiconductor device.

[Drawing 10] It is drawing showing the shift condition of the phase of the light in the interlayer insulation film at the time of exposure.

[Drawing 11] It is drawing showing an example when a phase shifts.

[Description of Notations]


- 1 41 Semi-conductor substrate
- 2 42 Quantity reflective film
- 3 43 Interlayer insulation film
- 4 44 Resist film
- 10 Thickness Gage
- 20 Resist Coater
- 30 Electronic Control
- 31 Central Processing Unit (CPU)
- 32 Storage
- 33 Input Interface
- 34 Output Interface
- 35 Data Entry Unit


JPO and NCIPI are not responsible for any damages caused by the use of this translation.


1. This document has been translated by computer. So the translation may not reflect the original precisely.


2.*** shows the word which can not be translated.
3.In the drawings, any words are not translated.


DRAWINGS





















[Drawing 7]







[Drawing 11]



(19)日本国特許庁 (JP)

(12) 公開特許公報(A)

(11)特許出顧公開發号

特開平11-251222


(43)公開日 平成11年(1989)9月17日

(51) Int.CL	鐵別起号	. P I
HOIL 21/02	7	H01L 21/30 564D
B05D 3/00		B 0 5 D 3/00 D
G03P 7/16	•	G03F 7/16
H01L 21/66	i	H01L 21/66 Q
		密査部ポ 未語ポ 語求項の数2 OL (全 6 円
(21)出職番号	特顧平10-50257	(71)出版人 591048162 官城沖毗気株式会社
(22)出顧日	平成10年(1998) 3月3日	宮城県黒川郡大衡村沖の平1番地
		(71)出顧人 000000295
		神電気工業株式会社
		京京都港区虎ノ門1丁目7番12号
		(72) 発明者 佐竹 俊二
		東京都港区虎ノ門1丁目7番12号 沖電
		工業株式会社内
		(72) 発明者 篠 時男
		東京都隆区虎ノ門1丁目7番12号 沖電9
		工器徐式会社内
		(74)代理人 弁理士 清水 守 (外1名)

(54) 【発明の名称】 レジスト釜布方法

(57)【要約】

【課題】 ウエハ面内やウエハ間等でのレジストパター ン寸法の均一性を高めることができるレジスト塗布方法 を提供する。



(2)

20

【特許請求の新用】

【語水項 1 】(a)レジスト塗布前に半導体装置の層間 絶縁膜の膜厚変動量を算出し、(り)該層間絶縁膜の膜 厚変動量に基づいて、レジスト膜厚変動量に対してレジ ストバターン寸法変動量が最も小さくなるようなレジス ト膜厚を塗布することを特徴とするレジスト塗布方法。 【請求項2】(a)レジスト塗布前に半導体装置の層間 絶縁膜の膜厚測定が困難な下地を持つ場合、半導体装置 上の反射率を測定することにより、前記層間絶縁膜の膜 厚変動置を算出し、(り)基準となるダミーパターン上 10 の膜厚を基準として、前記層間絶縁膜の膜厚変動量の増 減を求め、レジスト膜厚変動量に対してレジストバター ン寸法変動量が最も小さくなるようなレジスト膜厚を塗 布することを特徴とするレジスト塗布方法。

1

【発明の詳細な説明】

[0001]

【発明の層する技術分野】本発明は、半導体装置の製造 におけるホトリソグラフィー工程(以下、ホトリソ)に おけるレジスト塗布方法に関するものである。

[0002]

【従来の技術】図8はレジスト膜厚とレジストパターン 寸法の関係を示す図である。この図から明らかなよう に、レジストバターン寸法は、猛光工程時の入射光と下 地からの反射光の多重干渉効果により、レジスト膜厚に 対して一定の周期をもって変化する。つまり、露光装置 の波長によって周期が異なり、下地からの反射率が高い ほど振幅が大きくなる。

【0003】従来、半導体鉄置關発時において、レジス ト膜厚が変動した場合にも、レジストバターン寸法の変 動量が小さくなるように、図8に示す層期の極となるA あるいはB点のレジスト競厚を、半導体装置製造の各工 程で予め評価し、レジスト膜厚を設定する。設定された レジスト膜厚は、レジスト膜厚測定用のフラットな半導 体基板(以下ウエハ)上に塗布されたレジスト膜厚を、 定期的に測定することにより、間接的に管理するのが一 般的である。

[0004]

【発明が解決しようとする課題】しかしながら、上記し た従来の方法では、半導体基板上には配線と層間絶縁膜 の積み重ねにより、振々な段差機造が存在する。こと で、配線工程は高反射膜、層間絶縁膜は透過率の高い膜 が用いられる場合が多い。 図9は段差を有する半導体装 置の断面図であり、50は半導体基板。51は高反射 膜、52は腫間絶縁膜、53はレジスト膜である。 【0005】この図に示すように、aの箇所、つまり、

下地が高反射膜51と層間絶縁膜52の重なった部分に レジストを形成する。すると、露光光の層間絶縁膜52 の表面での反射率が小さいため、 露光光はレジスト膜5 3と屠闘絶縁職52の複合職内で多重干渉する(屠闘絶 52の趙厚が変動した場合、露光時の屠闘絶縁膜内の光 の位相がシフトする。

【① 006】図10は下地としての層間絶縁膜の膜厚が 変動した場合において、露光時の層間絶縁膜内の光の位 相のシフト状態を示す図であり、図10(a)は理想的 な電光時の層間絶縁膜内の光の位相を示す図、図10

(b) は厘間絶縁膜の腹厚が変動した場合の露光時の層 間絶縁膜内の光の位相のシフト状態を示す図である。こ れらの図に示すように、レジスト膜と層間絶縁膜の複合 膜内の光の位相がシフトし、図8で示した極Aと極Bの レジスト膜厚が移動する。なお、図8において、横軸は レジスト膜厚、縦軸はレジストパターン寸法を示してい る.

【0007】図11は下地としての層間絶縁膜の膜厚に よる露光光の波形の位相がシフトした場合の例を示す図 である。この図に示すように、極Aに設定していた場合 において、レジスト膜厚が△R変動したとき、レジスト パターン寸法は△w、変動することになる。しかし、位 相がシフトすることにより、レジスト驥厚が同じAR変 動した場合、レジストパターン寸法はΔw。に変動す **5.**

【①①①8】ととで、△w、<△w、となるのは明白で ある。結果的に、レジスト機厚の変動が小さい場合で も、 ARに対するAwが大きくなり、ウエハ面内、ウエ ハ間等でのレジストパターン寸法の均一性が劣化するこ とになる。本発明は、上記問題点を除去し、ウエハ面内 やウエハ間等でのレジストバターン寸法の均一性を高め ることができるレジスト塗布方法を提供することを目的 とする。

[0000]

【課題を解決するための手段】本発明は、上記目的を達 成するために、〔〕〕レジスト塗布方法において、レジ スト像布前に半導体装置の層間絶縁膜の膜厚変動量を算 出し、この層間絶縁膜の膜厚変動量に基づいて、レジス ト膜厚変動量Rムtに対してレジストパターン寸活変動 置△wが最も小さくなるようなレジスト膜厚を塗布する ようにしたものである。

【0010】〔2〕レジスト塗布方法において、レジス ト塗布前に半導体装置の層間絶縁膜の膜厚測定が困難な 40 下地を持つ場合 半導体装置上の反射率を測定すること により、前記層間絶縁頭の膜厚変動量を算出し、基準と なるダミーバターン上の幾厚を基準として、前記暑間絶 緑膜の膜厚変動量の増減を求め、レジスト膜厚変動置R △tに対してレジストパターン寸法変動置△wが最も小 さくなるようなレジスト膜厚を塗布するようにしたもの である。

[0011]

【発明の実施の形態】以下、本発明の実施の形態につい て詳細に説明する。図1は本発明の第1真施例を示すレ 禄駿表面での反射光は無視できる)。また、原間絶縁膜 50 ジスト塗布方法を説明するための半導体装置の断面図、

図2はそのレジスト塗布システムの構成図、図3はその レジスト塗布プローチャートである。ここでは、図1の aの箇所でレジストパターンを作製する場合を例に挙げ て説明する。

3

【0012】図1において、1は半導体基板、2は高反 射膜、3は屋間絶縁膜、4はレジスト膜である。図2に おいて、10は膜厚計であり、ここでは、下地としての 層間絶縁膜3の膜厚を計測する。20はレジスト堂布装 置、30は電子制御装置であり、この電子制御装置30 は、中央処理装置 (CPU) 31、記憶装置32. 入力 10 インタフェース33、出力インタフェース34を備えて いる。また、35はデータ入力装置35であり、層間絶 縁襲3の設定値を入力する。

【0013】そこで、膜厚計10にウエハが供給され、 レジストを塗布する前に、半導体装置上の隠聞絶縁膜3 の競厚すを測定し、レジスト膜厚条件を設定した初期の **層間絶縁膜3の膜厚 t からのずれ畳△ t を電子制御装置** 30で求める。ここで、暑間絶縁膜3のずれ畳△もによ り反射光の位相がシフトする分を、レジスト膜厚をシフ トさせることで一致させると、図8で示したような波形 20 の称が得られることになる。

【①①14】以下、第1実施例のレジスト塗布方法を図 1乃至図3を参照しながら詳細に説明する。

(1)まず、下地としての層間絶縁膜3の膜障の初期の 設定値 t ... をデータ入力装置 3 5 より電子制御装置 3 *

R Δ t = (層間絶縁膜の屈折率/レジストの屈折率)×Δ t

一例として、下地の層間絶縁膜3にBPSG膜。ホトリ ソをi線工程として、BPSG膜が目標に対して300 A薄くなった場合の露光反射光の位相シフトを補償すべ きレジスト膜厚のシフト型Rムtを算出してみる。そこ 30 で、BPSG驥の屈折率1、46、1線レジストの屈折 率1. 64、 Δt = 300 Aとして(1) 式に代入する と、RA1=約270Aとなる。

【0018】従って、レジスト膜障を270A厚く塗布 することにより、レジスト膜厚変動量だRに対して、レ ジストパターン寸法変動量△∨が最も小さくなるような レジスト膜厚RTを得ることができる。ここで得たレジ スト購厚RTは、上記したように、レジスト塗布装置2 0のスピナーの回転数を調整することにより、塗布する ことが可能である。

【0019】以上の作業を各レジスト塗布工程毎に行う ことにより、そのウエハ毎に、常にレジスト膜厚変動置 (シフト量) RAtに対して、レジストパターン寸法変 動量△wが最も小さくなるような膜厚でレジスト塗布を 行うことが可能となる。このように、第1実施例によれ は、レジスト塗布前に、層間絶縁膜の膜厚変動量(シフ ト重)R Δ t を求め、位相のシフト分をレジスト膜厚の **調整により、常にレジスト機厚変動量 (シフト量) RA** もに対して、レジストパターン寸法変動量△wが最も小 さくなるようなレジスト機厚で塗布することにより、厘 50 tと反射率αの関係は、一定の周期を持って変動する

* ()へ取り込む (ステップS1)。

(2)次に、膜厚計1()により、実際の層間絶縁膜3の 膜厚 t を測定し、その膜厚 t を電子制御装置30へ取り 込む (ステップ52)。

【0015】(3)次いで、層間絶縁膜3の膜厚もの初 期の設定値(、。からの実際の層間絶縁膜3の膜厚のず れ量△t【△t=t٫٫٫−t】を電子制御装置30で求 める (ステップS3)。

(4)次に、上記ずれ量△ t に基づく。 露光反射光の位 相シフトを論償すべきレジスト膜厚のシフト量Rムtを 求める(ステップS4)。

【0016】(5)次いで、層間絶縁膜3の膜厚の初期 の設定値t٫。。 に、縞償すべきレジスト膜厚のシフト量 Rムもを加えて、レジスト機の膜厚RTを求める(ステ ップS5)。

(6)次に、レジスト膜の膜厚RTになるように、レジ スト堂布装置20に指令(例えば、スピナー回転数)を 出して、最適なレジスト瞬厚となるようにレジストを塗 布する(ステップS6)。すなわち、図4に示すよう に、スピナー回転数とレジスト膜厚は钼関関係がある。

そとで、電子副御装置30の出力が適正なレジスト膜厚 になるようにスピナー回転数を制御する。

【0017】なお、層間絶縁膜3とレジスト膜4は、屈 折率が異なるため、必要となるレジスト膜厚のシフト量 R L t は以下の式で求めることができる。

... (1)

間絶縁膜の膜厚が変動した場合においても、ウエハ面内 のレジストパターン寸法の均一性を劣化させることな く、目標となるレジストバターン寸法を得ることが可能 となる。

【0020】次に、本発明の第2実緒側について説明す る。図5は本発明の第2実施例を示すレジスト建布方法 を説明するための半導体装置の断面図、図6は本発明の 第2 実施例を示す層間絶縁鸌の膜厚と反射率の特性図、 図?はそのレジスト塗布プローチャートである。図5に おいて、41は半導体基板、42は下地の高反射膜であ り、ピッチの小さな配線パターンからなっている。43 は層間絶縁膜、44はレジスト膜である。

【0021】との実施例では、図5に示すように、下地 40 の高反射膜4.2が、ピッチの小さな配線パターン等の場 台、高反射膜42上の層間絶縁膜43の膜厚を正確に測 定するのが困難である。従って、第2実施例では、層間 絶縁膜43の膜厚を測定する代わりに、半導体装置装置 上の反射率を測定することにより、実際の層間絶縁膜4 3の競厚 t の初期の設定値 t, , , から暑間絶縁膜 43の ずれ蚕A t を求める。

【①①22】図5に示した8の箇所にレジストパターン を形成する場合、レジスト塗布前に a の箇所の反射率を 測定すると、図6に示すように、層間絶縁膜43の膜厚

【翠光光と同じi線(波長365nm)を用いて反射率 を測定した場合、波長の周期は約1250点となる)。 例えば、初期設定時の層間絶縁膜の膜厚し、。、をし、と し、i級での反射率がΔα変動したとする。この時の層 間絶縁膜の膜厚の変動量A t は、図6の t 。あるいは t 』となる。しかし、このままでは、△ t が t 』. t 』の どちらかであるのか判定できない。つまり、ムモの正負 の判定ができない。

【0023】そこで、△tの正負を判定するため、半導 体装置と同じ段差構造を持つダミーパターンをスクライ プライン上に挿入し、図5に示した8の代わりに、基準 となるダミーバターンの層間絶縁膜の膜厚を測定するこ とにより、△もの正負を判定する。ダミーパターンは、 初期設定に対する層間絶縁機の膜厚の増減を計るための ものである。そのため、驥厚測定が容易にできる大きさ の平面を持つパターンとする。つまり、スクライブライ ンの帽を考慮すると、1辺が50~80μμ程度の正方 形が理想である。

【0024】とのダミーバターン上でΔtの正負を求め ることにより、図5のt。とt。のどちらが正しい箱正 値であるのか判定を行い、正確なずれ量△1を求めるこ とができる。以上求めたずれ量△ 1 を用い、第 1 実施例 と同様に、RAtを求めることで、各工程ごとに、常に レジスト膜厚変動置RAtに対して、レジストバターン 寸法変動量△wが最も小さくなるようなレジスト膜厚で **塗布することが可能となり、レジストバターン寸法の均** 一性の劣化を低減することができる。

【0025】以下、そのレジスト塗布方法を図了を参照 しながら詳細に説明する。

- (1) 下地としての層間絶縁膜の膜厚の初期の設定値 t パスパ をデータ入力装置より電子制御装置へ取り込む (ス テップS11)。
- (2)次に、反射率の変動Δαを求める(ステップS1
- (3)次に、反射率の変動△αに基づき、層間絶縁膜の 膜厚も、、1、を求める(ステップS13)。
- 【0026】(4)次に、基準となるダミーパターンの 膜厚に基づいて、し、、し、のいずれであるかを判定 し、正確なずれ至△ (を求める (ステップ S 1 4) 。
- (5)次に、上記ずれ置点tに基づく、露光反射光の位 40 相シフトを縞慌すべきレジスト膜厚のシフト費RAtを 求める (ステップS 15)。
- (6)次に、層間絶縁膜の膜厚の初期の設定値も rer に、縞偵すべきレジスト膜厚のシフト置RAtを加 えて、レジスト膜の膜厚RTを求める(ステップSl 6).

【0027】(7)次に、レジスト塗布装置に指令(例 えば、スピナー回転数)を出して、最適なレジスト膜厚 となるようにレジストを塗布する(ステップS)?)。

地を持つレジスト登布工程においても、半導体装置上の 反射率を測定し、ダミーバターン上の膜厚を測定するこ とにより、正確なずれ畳△ tを求めることが可能とな

【0028】その求めたずれ量△ t に基づいて、第1実 施倒と同様に常にレジスト膜厚変動量RAtに対して、 レジストパターン寸法変動量ムwが最も小さくなるよう な最適なレジスト膜厚で塗布することが可能となる。な お、本発明は上記実施例に限定されるものではなく、本 発明の趣旨に基づいて種々の変形が可能であり、これら を本発明の範囲から緋除するものではない。

[0029]

【発明の効果】以上、詳細に説明したように、本発明に よれば、以下のような効果を奏することができる。

- (1)請求項1記載の発明によれば、レジスト盤布前 に、屠閻絶緑鸌の膜厚変動量を測定し、位相のシフト分 をレジスト膜厚の調整により、鴬にレジスト膜厚変動置 R△もに対して、レジストパターン寸法変動置△Wが最 も小さくなるよなレジスト膜厚で塗布することにより、 **層間の絶縁膜の膜厚が変動した場合においても、ウエハ** 面内のレジストバターン寸法の均一性を劣化させること なく、目標となるレジストパターン寸法を得ることがで きる.
- 【0030】(2)請求項2記載の発明によれば、レジ スト金布前に半導体装置の暑間絶縁膜の膜厚の測定が困 難な下地を持つ場合であっても、半導体装置上の反射率 を測定することにより、前記層間絶練機の膜厚変動置を 算出し、基準となるダミーパターン上の膜厚を基準とし て、前記厘間絶縁膜の膜厚変動置の増減を求め、レジス ト膜厚変動置R△tに対して、レジストパターン寸法変 動量△wが最も小さくなるようなレジスト膜厚を塗布す るととができる.

【図面の簡単な説明】

【図1】本発明の第1実施例を示すレジスト塗布方法を 説明するための半導体装置の断面図である。

【図2】本発明の第1実施例を示すレジスト塗布ンステ ムの権成図である。

【図3】本発明の第1実施例を示すレジスト塗布フロー チャートである。

【図4】本発明の第1実施例を示すスピナー回転数とレ ジスト膜厚との特性図である。


【図5】 本発明の第2 実施例を示すレジスト塗布方法を 説明するための半導体装置の断面図である。


【図6】本発明の第2条総例を示す層間絶縁膜の膜厚と 反射率の特性図である。

【図7】本発明の第2真能例を示すレジスト塗布フロー チャートである。

【図8】レジスト膜厚とレジストパターン寸法の関係を 示す囱である。

このように、第2裏施例によれば、膜厚測定が困難な下 50 【図9】半導体終置上で発生する段差構造の例を示す図





This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:		
☐ BLACK BORDERS		
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES		
FADED TEXT OR DRAWING		
BLURRED OR ILLEGIBLE TEXT OR DRAWING		
☐ SKEWED/SLANTED IMAGES		
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS		
☐ GRAY SCALE DOCUMENTS		
☐ LINES OR MARKS ON ORIGINAL DOCUMENT		
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY		

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.